viplab_new.jpg
Current Students
PH.D
Photo Name Research Interest
PH. D. Students (106)
Susanta Sharma (Co-Advisor: Prof. Y. C. Tseng)
PH. D. Students (105)
張峻豪
PH. D. Students (105)
倪正懷
PH. D. Students (101)
吳宗翰
PH. D. Students (100)
邱敬捷
Master
Photo Name Research Interest
Master Students (106)
謝婉琪
李昱賢
Master Students (105)
林裕棋
曾誠源
彭宣澔
Master Students (104)
李嘉棋
蕭子杰
吳聖倫
Undergraduate
Photo Name Research Interest
Alumnus: Ph. D.
Graduation Year Graduates Present Affiliation
2012 吳迪優 (Di-You Wu) 晨星半導體股份有限公司 (MStar)
Ph. D. Dissertation: Design and Implementation of Energy-Efficient Signal Separtion Systems
Alumnus: Master
Graduation Year Graduates Present Affiliation
2017 林洺源 (Ming-Yuan Lin) 歡迎與他聯繫
Master Thesis: A Case Study of FastICA Channel Stich within Limited Memory
2017 郭啟烈 (Chi-Lei Kuo) 聯發科技股份有限公司 (MediaTek)
Master Thesis: Hybrid Rendering Architecture for Photon-Mapping and Rasterization
2017 黃基城 (Ji-Cheng Huang) [co-advised by Prof. Y. C. Tseng] 準備服役
Master Thesis: p-Hint: An ID-Free Paging Scheme for NB-IoT Networks with Massive Devices
2017 黃騰葳 (Teng-Wei Huang) [co-advised by Prof. Y. C. Tseng] 準備服役
Master Thesis: A Contention-free Access Scheme and An Efficient Random Access Response Message for mMTC in 5G
2016 吳宗澤 (Zong-Ze Wu) 準備服役
Master Thesis: Non-collaborative Queuing Recognition Using Smartphones and Wi-Fi Signals
2016 王新憲 (Hsin-Hsien Wang) 奇景光電股份有限公司 (Himax Technologies, Inc.)
Master Thesis: A Binned-SAH BVH Construction Unit with Adaptive Bin Numbers
2015 林郁書 (Yu-Shu Lin) 安國國際科技股份有限公司 (Alcor Micro Corporation)
Master Thesis: Design and Implementation of an Efficient Progressive Radiance Estimation Engine for Progressive Photon Mapping
2014 張哲銘 (Che-Ming Chang) 張哲銘目前就職公司
Master Thesis: Implementation of FastICA Algorithm Acceleration Using Multi-Thread on the Mobile Device
2014 林建良 (Chien-Liang Lin) [co-advised by Prof. S. L. Tsao] 聯發科技股份有限公司(MediaTek)
Master Thesis: Design and Implementation of EMD-based Breath Signal Processing System
2014 張庭翰 (Ting-Han Chang) 張庭翰目前就職公司
Master Thesis: Design and Implementation of Multicore Compute Unit for GPGPU
2014 曾興嘉 (Sing-Jia Tzeng) 花蓮縣政府
Maser Thesis: Efficient TPL Utilization Procedure for Paralleling FastICA Algorithm on Multi-Core CPU
2013 吳宗翰 (Tzung-Han Wu) 攻讀交大博士班
Master Thesis: Design and Implementation of an Energy-Efficient Ray Tracing Unit
2013 梁遠澤 (Un-Chak Leong) 松翰科技股份有限公司(Sonix Technology)
Master Thesis: A Power-Efficient Graphics Processor Design and Implementation for Biomedical Applications
2013 葉士維 (Shih-Wei Yeh) 光寶科技股份有限公司 (Lite-On Technology Corporation)
Master Thesis: Design and Implementation of Multiple Stopping Criteria EMD for Hilbert-Huang Transform
2013 王昭復 (Jo-Fu Wang) 王昭復目前就職公司
Master Thesis: Design and Implementation of a Hardware-oriented Online FastICA Algorithm
2013 陳柏憲 (Po-Hsien Chen) 友達光電股份有限公司 (AU Optronics Corporation)
Master Thesis: Design and Implementation of Efficient Hidden Hardware Trojan with Distributed Triggers
2013 黃柏翰 (Po-Han Huang) [co-advised by Prof. C. P. Chung] 華碩電腦股份有限公司 (ASUS)
Master Thesis: Design and Implementation of Real-time Fluorescence Signal Processing Engine for Microfluidic Cell Sorter
2012 劉睿峻 (Ruei-Jyun Liu) 劉睿峻目前就職公司
Master Thesis: Design and Implementation of an Energy-Efficient Programmable Vertex Processor with Ray-Tracing Acceleration
2011 張家榮 (Chia-Jung Chang) 聯發科技股份有限公司 (MediaTek)
Master Thesis: Design and Implementation of a Low Memory Access Network Intrusion Detection System with a Small on-Chip Memory
2011 卓曉霜 (Hsiao-Shuang Cho) 卓曉霜目前就職公司
Master Thesis: Texture-Compression and -Cache Driven Schemes for an Energy-Efficient Rasterization Engine
2011 黃泊硯 (Po-Yen Huang) 台灣積體電路製造股份有限公司 (TSMC)
Master Thesis: Design and Implementation of a Multi-function Cost-effective EEG Signal Processor
2010 李坤隆 (Kun-Lung Li ) 聯發科技股份有限公司 (MediaTek)
Master Thesis: An Energy-Efficient Programmable Vertex Processor Design and Implementation for Biomedical Applications
2010 陳建勳 (Chien-Shiun Chen) 智原科技股份有限公司 (Faraday Technology)
Master Thesis: Design and Implementation of Energy-Efficient Fast Independent Component Analysis for Eight Channels EEG Signal Separation
2010 董盈里 (Ying-Li Tung) 邁威爾科技有限公司 (Marvell)
Master Thesis: Design and Implementation of a Power-Efficient Elementary Function Unit with Small Look-up Tables
2010 謝佳育 (Chia-Yu Hsieh) 謝佳育目前就職公司
Master Thesis: A Power-Efficient Rendering Engine Design and Implementation for 3D Graphics System
2009 林丞蔚 (Cheng-Wei Lin) 林丞蔚目前就職公司
Master Thesis: A Triangle Setup Engine Design and Implementation for 3D Graphics System
2009 許藤耀 (Teng-Yao Sheu) 瑞昱半導體 (Realtek)
Master Thesis: A Power Efficient Geometry Engine Using Low-Complexity Subdivision Algorithm for 3D Graphics System
2009 張庭維 (Ting-Wei Chang) 聯詠科技股份有限公司(NOVATEK)
Master Thesis: A Power-Efficient Reconfigurable Elementary Function Unit Design and Implementation
2009 邱思翰 (Sz-Han Chiou) 英特爾公司(Intel)
Master Thesis: Design and Implementation of Low-Power Fast Independent Component Analysis for Four Channels EEG Signal Separation
2009 黃吉霈 (Chi-Pei Huang) 台灣積體電路製造股份有限公司 (TSMC)
Master Thesis: Fast Optimized Wordlength Determination Using Modified Preplanned Search for OFDM System
2009 李昂穎 (Yang-Yin Lee) [co-advised by Prof. C. T. Lin] 攻讀台大博士班
Master Thesis: Event-Related Brain Dynamics During Simulated Driving on a Motion Platform
2008 吳迪優 (Di-You Wu) 攻讀交大博士班
Master Thesis: Low-Complexity Multi-Mode Signal Detection Algorithm and VLSI Implementation for Multiple-Input Multiple-Output Channels
2008 涂晉豪 (Jin-Hao Tu) 涂晉豪目前就職公司
Master Thesis: Design and Implementation of Power-Efficient Reconfigurable Fixed-Width Multipliers
2008 鍾宗融 (Tzung-Rung Jung) 聯詠科技股份有限公司(NOVATEK)
Maser Thesis: Reconfigurable Depth Buffer Compression Design and Implementation for 3D Graphics System
2008 王得安 (Te-An Wang) 王得安目前就職公司
Master Thesis: Low-Power Area-Efficient Data Format Converter Design Using Static Register Allocation
2007 呂聖國 (Sheng-Kuo Lu) [co-advised by Prof. S. G. Chen] 凌陽科技股份有限公司 (Sunplus)
Master Thesis: ESL Design and Analysis in WiMAX Baseband Transmitter
Last Updated at 20:19 Sep 23, 2017

viplab_x_small.jpg
Department of Computer Science,
National Chiao Tung University, 1001 Ta Hsueh Rd., Hsinchu 30050, Taiwan, R.O.C.
©2006-2017 VLSI Information Processing Research Lab., Contact Web Admin